{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T14:10:35Z","timestamp":1770041435542,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2169435","type":"journal-article","created":{"date-parts":[[2011,10,25]],"date-time":"2011-10-25T18:11:29Z","timestamp":1319566289000},"page":"1929-1937","source":"Crossref","is-referenced-by-count":9,"title":["Towards Process Variation-Aware Power Gating"],"prefix":"10.1109","volume":"20","author":[{"given":"Chingwei","family":"Yeh","sequence":"first","affiliation":[]},{"given":"Yuan-Chang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jinn-Shyan","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"ref12","first-page":"168","article-title":"<ref_formula><tex Notation=\"TeX\">$\\mu{\\rm I\/O}$<\/tex><\/ref_formula> architecture for 0.13- <ref_formula><tex Notation=\"TeX\">$\\mu$<\/tex> <\/ref_formula>m wide-voltage-range System-On-a-Package (SoP) design","author":"kanno","year":"2002","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810785"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016614"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554517"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484711"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1330","DOI":"10.1109\/TVLSI.2008.2001247","article-title":"Sleep transistor sizing for leakage power minimization considering charge balancing","volume":"17","author":"chiou","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014201"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2009.5206297"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193769"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687485"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1145\/1391469.1391716","article-title":"Power gating scheduling for power\/ground noise reduction","author":"hailin jiang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref1","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref9","first-page":"635","article-title":"Minimizing inductive noise in system-on-a-chip with multiple power gating structures","author":"kim","year":"2003","journal-title":"Proc Euro Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06059463.pdf?arnumber=6059463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:19Z","timestamp":1633909639000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6059463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2169435","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}