{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T05:46:08Z","timestamp":1745300768601},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2169686","type":"journal-article","created":{"date-parts":[[2011,10,19]],"date-time":"2011-10-19T20:01:34Z","timestamp":1319054494000},"page":"2104-2117","source":"Crossref","is-referenced-by-count":13,"title":["Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations"],"prefix":"10.1109","volume":"20","author":[{"given":"Saket","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"678","article-title":"A nonlinear cell macromodel for digital applications","author":"kashyap","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484737"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1145\/1403375.1403515","article-title":"Current source based standard cell model for accurate signal integrity and timing analysis","author":"goel","year":"2008","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249417"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1561\/1000000007"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref4","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511530074"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775933"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.506141"},{"key":"ref8","first-page":"363","article-title":"A waveform independent gate model for accurate timing analysis","author":"li","year":"2005","journal-title":"Proc Int Conf Comput Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146974"},{"key":"ref1","first-page":"166","article-title":"A 0.9-V, 150 mhz, 10-mW, <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4~{\\hbox {mm}}^{2}$<\/tex><\/formula>, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme","author":"kuroda","year":"1996","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464511"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597169"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref24","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.77002"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466121"},{"key":"ref25","year":"2011","journal-title":"The gold standard for accurate circuit simulation"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06054046.pdf?arnumber=6054046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,11]],"date-time":"2021-12-11T22:13:39Z","timestamp":1639260819000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6054046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":27,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2169686","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}