{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T20:33:47Z","timestamp":1649190827594},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tvlsi.2011.2170204","type":"journal-article","created":{"date-parts":[[2011,10,31]],"date-time":"2011-10-31T14:27:33Z","timestamp":1320071253000},"page":"2031-2043","source":"Crossref","is-referenced-by-count":6,"title":["Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors"],"prefix":"10.1109","volume":"20","author":[{"given":"Philippe","family":"Aubertin","sequence":"first","affiliation":[]},{"given":"J. M. Pierre","family":"Langlois","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"beucher","year":"2007","journal-title":"Conception et mise en oeuvre de processeurs configurables pour la conversion de taux de trames vidos avec compensation de mouvement"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511157"},{"key":"ref31","year":"2007","journal-title":"Xtensa Energy Estimator (Xenergy) User's Guide for Xtensa Tools Version 7 1 0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TURBOCODING.2008.4658677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025171"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118474"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896778"},{"key":"ref17","author":"gupta","year":"2004","journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"},{"key":"ref18","first-page":"112","article-title":"Optimized generation of data-path from c codes for FPGAs","author":"guo","year":"2005","journal-title":"Proc Design Automation and Test Eur Conf (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/998300.997199"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1981.34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.857091"},{"key":"ref27","author":"mohammadi","year":"2009","journal-title":"An effective Hybrid Video Deinterlacing Algorithm"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/ICVD.2001.902643","article-title":"ASIP design methodologies: Survey and issues","author":"jain","year":"2001","journal-title":"Proc 14th Int Conf VLSI Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.784091"},{"key":"ref29","year":"0","journal-title":"Tensilica Inc"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2008.4766488"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007996916499"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581251"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2105512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2006.45"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630032"},{"key":"ref22","first-page":"119","author":"porter","year":"2006","journal-title":"Reconfigurable Computing-Accelerating Computation With Field-Programmable Gate Arrays"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2009.5290458"},{"key":"ref24","first-page":"412","article-title":"Interlaced to sequential conversion for EDTV applications","author":"doyle","year":"1988","journal-title":"Proc 2nd Int Workshop Signal Process HDTV"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.705528"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"999","DOI":"10.1109\/30.920453","article-title":"Adaptive scan rate up-conversion system based on human visual characteristics","volume":"46","author":"lee","year":"2000","journal-title":"IEEE Trans Consumer Electron"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261227"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6252108\/06062664.pdf?arnumber=6062664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:25Z","timestamp":1633909645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6062664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2170204","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}