{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T03:18:34Z","timestamp":1649042314377},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2170227","type":"journal-article","created":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T20:14:38Z","timestamp":1319746478000},"page":"2157-2169","source":"Crossref","is-referenced-by-count":3,"title":["Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume"],"prefix":"10.1109","volume":"20","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.96"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583983"},{"key":"ref14","article-title":"A framework of high-quality transition fault ATPG for scan circuits","author":"kajihara","year":"2006","journal-title":"Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.104"},{"key":"ref16","article-title":"Achieving high transition delay fault coverage with partial DTSFF scan chains","author":"xu","year":"2007","journal-title":"Int Test Conf"},{"key":"ref17","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297623"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref27","first-page":"237","article-title":"Leveraging partially enhanced scan for improved observability in delay fault testing","year":"2009","journal-title":"Proc Asian Test Symp"},{"key":"ref3","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc Int Test Conf"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref5","first-page":"9","article-title":"Low cost launch-on-shift delay test with slow scan enable","author":"xu","year":"2006","journal-title":"Proc Euro Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269074"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250121"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884405"},{"key":"ref26","year":"2007","journal-title":"Design Compiler User Guide"},{"key":"ref25","year":"2007","journal-title":"TetraMAX ATPG User Guide"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06060943.pdf?arnumber=6060943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:24Z","timestamp":1633909644000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6060943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2170227","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}