{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:38:47Z","timestamp":1701391127351},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2170593","type":"journal-article","created":{"date-parts":[[2011,11,4]],"date-time":"2011-11-04T17:40:16Z","timestamp":1320428416000},"page":"2278-2288","source":"Crossref","is-referenced-by-count":10,"title":["Efficient Memory Repair Using Cache-Based Redundancy"],"prefix":"10.1109","volume":"20","author":[{"given":"Nicholas","family":"Axelos","sequence":"first","affiliation":[]},{"given":"Kiamal","family":"Pekmestzi","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319673"},{"key":"ref38","year":"2010","journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.4"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/DATE.2006.243969","article-title":"A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap","author":"tseng","year":"2006","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260988"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2001.945228"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1999.782683"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327987"},{"key":"ref27","first-page":"219","article-title":"SRAM word-oriented redundancy methodology using built in self-repair","author":"lee","year":"2004","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-0971-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2024821"},{"key":"ref1","year":"2007","journal-title":"International Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICVC.1999.821012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancy","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/24.994929"},{"key":"ref26","first-page":"355","article-title":"Efficient BISR techniques for word-oriented embedded memories with hierarchical redundancy","author":"lu","year":"2006","journal-title":"Proc 5th IEEE\/ACIS Int Conf Comput Inf Sci 1st IEEE\/ACIS Int Workshop Component-Based Softw Eng Softw Arch Reuse"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TVLSI.2005.863189","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref50","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"2003","journal-title":"Proc 12th Asian Test Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/38\/1\/045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391698"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051803"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2004.1321672"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.75026"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.165332"},{"key":"ref19","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc Int Test Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2006.4493040"},{"key":"ref3","first-page":"4","article-title":"Defectivity in water immersion lithography","volume":"14","author":"okoroanyanwu","year":"2005","journal-title":"Microlithography World"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.777371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/12.660432"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484900"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref46","first-page":"1","article-title":"Scaling of 32 nm low power SRAM with high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm k}$<\/tex><\/formula> metal gate","author":"yang","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016205"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.21"},{"key":"ref47","year":"2010","journal-title":"Berkeley Predictive Technology Model (PTM)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref44","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06069833.pdf?arnumber=6069833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T18:54:59Z","timestamp":1640285699000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6069833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":50,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2170593","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}