{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:57Z","timestamp":1759147557126},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2173509","type":"journal-article","created":{"date-parts":[[2011,11,22]],"date-time":"2011-11-22T21:37:18Z","timestamp":1321997838000},"page":"2170-2183","source":"Crossref","is-referenced-by-count":4,"title":["Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection"],"prefix":"10.1109","volume":"20","author":[{"given":"Mingjing","family":"Chen","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015741"},{"key":"ref10","first-page":"581","article-title":"Test data compression for IP embedded cores using selective encoding for scan slices","author":"wang","year":"2005","journal-title":"Proc ITC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811451"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923418"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375221"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270887"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391680"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227782"},{"key":"ref4","first-page":"732","article-title":"Test application time and volume compression through seed overlapping","author":"rao","year":"2001","journal-title":"Proc DAC"},{"key":"ref27","author":"lee","year":"1993","journal-title":"On the generation of test patterns for combinational circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687417"},{"key":"ref29","first-page":"35","article-title":"Adapting scan architecture for low power operation","author":"sankaralingam","year":"2000","journal-title":"Proc VTS"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/TVLSI.2006.886417","article-title":"Improving linear test data compression","volume":"14","author":"balakrishnan","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244945"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref20","first-page":"744","article-title":"A cost-effective scan architecture for scan testing with non-scan test power and test application cost","author":"xiang","year":"2003","journal-title":"Proc DAC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700585"},{"key":"ref21","first-page":"67","article-title":"On capture power-aware test data compression for scan-based testing","author":"li","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355554"},{"key":"ref23","article-title":"Reducing power supply noise in linear-decompressor-based test data compression environment forat-speed scan testing","author":"wu","year":"2008","journal-title":"ITC"},{"key":"ref26","author":"strang","year":"1988","journal-title":"Linear Algebra and its Applications"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1002"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06086583.pdf?arnumber=6086583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:08Z","timestamp":1633909988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6086583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2173509","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}