{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T06:30:15Z","timestamp":1778999415035,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2173770","type":"journal-article","created":{"date-parts":[[2011,11,28]],"date-time":"2011-11-28T22:13:16Z","timestamp":1322518396000},"page":"2198-2207","source":"Crossref","is-referenced-by-count":28,"title":["An FPGA Chip Identification Generator Using Configurable Ring Oscillators"],"prefix":"10.1109","volume":"20","author":[{"given":"Haile","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"ref13","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc Annu Conf Design Autom (DAC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1007\/978-3-642-12133-3_37","volume":"5992","author":"morozov","year":"2010","journal-title":"Reconfigurable Computing Architectures Tools and Applications"},{"key":"ref18","first-page":"406","article-title":"A 1.6 pj\/bit 96% stable chip-id generating circuit using process variations","author":"su","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Techn Papers (ISSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177729437"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref3","author":"pappu","year":"2001","journal-title":"Physical one-way functions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref5","first-page":"372","article-title":"IC identification circuit using device mismatch","author":"lofstrom","year":"2000","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref8","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1145\/1629911.1630089","article-title":"a physical unclonable function defined using power distribution system equivalent resistance variations","author":"helinski","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272255"},{"key":"ref1","first-page":"25","article-title":"Is your FPGA design secure?","author":"telikepalli","year":"2003","journal-title":"Xilinx XCELL"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref20","first-page":"237","article-title":"Modeling attacks on physical unclonable functions","author":"rhrmair","year":"2010","journal-title":"Proc ACM Conf Computer and Comm Security"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1007\/3-540-63465-7_212","article-title":"Thermal monitoring on FPGAs using ring-oscillators","author":"boemo","year":"1997","journal-title":"Proc 7th Int Workshop Field-Program Logic Appl"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EUASIC.1991.212842"},{"key":"ref24","year":"2009","journal-title":"Spartan-3E FPGA Family Data Sheet"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1562514.1562518"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06087303.pdf?arnumber=6087303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:30Z","timestamp":1633910010000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6087303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2173770","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}