{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:24:04Z","timestamp":1769919844556,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2174389","type":"journal-article","created":{"date-parts":[[2011,12,29]],"date-time":"2011-12-29T19:03:23Z","timestamp":1325185403000},"page":"2302-2314","source":"Crossref","is-referenced-by-count":64,"title":["Product Code Schemes for Error Correction in MLC NAND Flash Memories"],"prefix":"10.1109","volume":"20","author":[{"given":"Chengen","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yunus","family":"Emre","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2010.5624759"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025117828910"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref13","first-page":"497","article-title":"A 4 Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36 MB\/s system read throughput","author":"micheloni","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf Session 7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"ref15","first-page":"313","article-title":"Designing a single board computer for space using the most advanced processor and mitigation technologies","author":"longden","year":"2002","journal-title":"Euro Space Components Conf"},{"key":"ref16","year":"2007","journal-title":"ST72681 USB 2 0 high-speed flash drive controller"},{"key":"ref17","year":"0","journal-title":"SMART's Storage Solutions"},{"key":"ref18","first-page":"197","article-title":"Multi-bit error tolerant caches using two-dimensional error coding","author":"kim","year":"2008","journal-title":"Proc 40th IEEE\/ACM Int Symp Microarch"},{"key":"ref19","first-page":"440","article-title":"Burst error detection hybrid ARQ with crosstalk-dealy reduction for reliable on-chip interconnects","author":"fu","year":"2009","journal-title":"Proc Int Symp Defect Fault Toler VLSI Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020928"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378071"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/7298.956704"},{"key":"ref29","year":"2008","journal-title":"45 nm open cell library"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1740390.1740402"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSESS.2010.5552455"},{"key":"ref7","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"2008","journal-title":"Proc USENIX Annu Techn Conf Annu Techn Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811709"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007477"},{"key":"ref20","first-page":"94","article-title":"Error correction for multi-level NAND flash memory using Reed-Solomon codes","author":"chen","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.735448"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2011.6088985"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418892"},{"key":"ref23","year":"0","journal-title":"A 7 8 MB\/s 64 Gb 4-Bit\/Cell NAND flash memory on 43 nm CMOS technology"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810782"},{"key":"ref25","author":"lin","year":"0","journal-title":"Error Control Coding"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06118315.pdf?arnumber=6118315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:47Z","timestamp":1633916267000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6118315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2174389","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}