{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,17]],"date-time":"2022-04-17T01:26:13Z","timestamp":1650158773002},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2176353","type":"journal-article","created":{"date-parts":[[2011,12,12]],"date-time":"2011-12-12T22:13:00Z","timestamp":1323727980000},"page":"2346-2351","source":"Crossref","is-referenced-by-count":7,"title":["Rethinking the Wirelength Benefit of 3-D Integration"],"prefix":"10.1109","volume":"20","author":[{"given":"Wai-Kei","family":"Mak","sequence":"first","affiliation":[]},{"given":"Chris","family":"Chu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173329"},{"key":"ref11","author":"noice","year":"2010","journal-title":"Physical design implementation for 3D IC Methodology and tools"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF02418571"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1007\/978-0-387-68739-1_8","author":"viswanathan","year":"2007","journal-title":"Modern Circuit Placement Best Practices and Results"},{"key":"ref16","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref3","first-page":"208","article-title":"Stochastic wire-length and delay distributions of 3-dimensional circuits","author":"zhang","year":"2000","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref6","first-page":"626","article-title":"Placement of 3D ICs with thermal and interlayer via considerations","author":"goplen","year":"2007","journal-title":"Proc IEEE\/ACM DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"ref8","article-title":"Preparing for 3D IC Stacking","author":"lammers","year":"2010","journal-title":"Syst -Level Design Newsletter"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"ref9","article-title":"Design challenges loom for 3-D chips","author":"corley","year":"2010","journal-title":"IEEE Spectrum"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06099638.pdf?arnumber=6099638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:10Z","timestamp":1633909870000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6099638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2176353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}