{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:39:59Z","timestamp":1761561599161},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tvlsi.2011.2176544","type":"journal-article","created":{"date-parts":[[2011,12,12]],"date-time":"2011-12-12T22:13:00Z","timestamp":1323727980000},"page":"2315-2328","source":"Crossref","is-referenced-by-count":22,"title":["A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits"],"prefix":"10.1109","volume":"20","author":[{"given":"Sokehwan","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunho","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isaak","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghoon","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Hoon","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Hyun","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.05.025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.896690"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.850278"},{"key":"ref13","first-page":"137","article-title":"Column-based precompiled configuration techniques for FPGA fault tolerance","author":"huang","year":"2001","journal-title":"Field-Program Custom Comput Mach (FCCM)"},{"key":"ref14","first-page":"210","article-title":"Designing a partially reconfigured system in FPGAs for fast board development and reconfigurable computing","author":"hadley","year":"1995","journal-title":"Proc SPIE 2607"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2008.4579286"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0604883103"},{"key":"ref17","first-page":"15","article-title":"Dependable adaptive computing systems: The stanford CRC ROAR project","author":"mitra","year":"2000","journal-title":"Proc Fast Abstracts Pacific Rim Int Symp Depend Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659219"},{"key":"ref19","first-page":"317","article-title":"Design of RSIC test sequence based on ALFSR generation circuit","author":"hu","year":"2008","journal-title":"Proc Int Symp Inf Sci Eng"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.711310"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1265949.1265953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"ref6","first-page":"71","article-title":"Defect-tolerant, fine-grained parallel testing of a Cell Matrix","author":"durbeck","year":"2002","journal-title":"Proc SPIE ITCom 2002 Series 4867"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.842998"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1007\/11553090_15","volume":"3630","author":"ztrkeri","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.18"},{"key":"ref1","author":"verssimo","year":"2004","journal-title":"Distributed Systems for System Architects"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030175"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1529\/biophysj.107.105106"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/sj.onc.1210230"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btn229"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btn060"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/WEAH.2007.361703"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1242\/jcs.036319"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6257480\/06099637.pdf?arnumber=6099637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:46Z","timestamp":1633909846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6099637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2176544","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}