{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:17Z","timestamp":1759147697243},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tvlsi.2011.2178046","type":"journal-article","created":{"date-parts":[[2011,12,29]],"date-time":"2011-12-29T19:03:23Z","timestamp":1325185403000},"page":"92-101","source":"Crossref","is-referenced-by-count":6,"title":["Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits"],"prefix":"10.1109","volume":"21","author":[{"given":"Hassan","family":"Mostafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/ICECS.1999.812286","article-title":"A new 5-Parameter MOS transitors mismatch model","author":"gotarredona","year":"1999","journal-title":"Proc IEEE Int Conf Electron Circuits Syst (ICECS)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856357"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.281"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033528"},{"key":"ref10","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012511"},{"key":"ref18","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref28","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits A Design Prespective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref27","author":"baker","year":"2005","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037449"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918215"},{"key":"ref8","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"heald","year":"2004","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016633"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref21","author":"papoulis","year":"0","journal-title":"Probability Random Variables and Stochastic Process"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379867"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537560"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6387661\/06118317.pdf?arnumber=6118317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:59Z","timestamp":1633909919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6118317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":33,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2178046","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}