{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:41Z","timestamp":1761647921067},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tvlsi.2011.2179681","type":"journal-article","created":{"date-parts":[[2012,1,4]],"date-time":"2012-01-04T01:06:10Z","timestamp":1325639170000},"page":"156-159","source":"Crossref","is-referenced-by-count":31,"title":["Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes"],"prefix":"10.1109","volume":"21","author":[{"given":"Pedro","family":"Reviriego","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan A.","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark F.","family":"Flanagan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Dynamic low-density parity check codes for fault-tolerant nano-scale memory","author":"ghosh","year":"2007","journal-title":"Foundations Nanosci (FNANO)"},{"key":"ref3","first-page":"586","article-title":"DEC ECC design to improve memory reliability in sub-100 nm technologies","author":"naseer","year":"2008","journal-title":"Proc IEEE ICECS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.54"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.840867"},{"key":"ref5","author":"ghosh","year":"2007","journal-title":"Low-density parity check codes for error correction in nanoscale memory"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009217"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892119"},{"key":"ref9","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6387661\/06121923.pdf?arnumber=6121923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:45Z","timestamp":1633909905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6121923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2179681","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}