{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T05:57:40Z","timestamp":1712037460689},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tvlsi.2011.2180407","type":"journal-article","created":{"date-parts":[[2012,1,9]],"date-time":"2012-01-09T21:30:54Z","timestamp":1326144654000},"page":"159-163","source":"Crossref","is-referenced-by-count":4,"title":["Techniques for Compensating Memory Errors in JPEG2000"],"prefix":"10.1109","volume":"21","author":[{"given":"Yunus","family":"Emre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016205"},{"key":"ref12","year":"2008","journal-title":"Predictive technology models"},{"key":"ref13","year":"2009","journal-title":"45 nm open cell library"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2010.5624759"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref6","first-page":"628","article-title":"A 256 kb subthreshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref7","first-page":"660","article-title":"Yield-driven near-threshold SRAM design","author":"chen","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016714"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470744635"},{"key":"ref9","author":"raoand","year":"1989","journal-title":"Error Control Coding for Computer Systems"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6387661\/06126011.pdf?arnumber=6126011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:26Z","timestamp":1633916246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6126011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2180407","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}