{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,2]],"date-time":"2023-09-02T08:12:00Z","timestamp":1693642320514},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tvlsi.2011.2181545","type":"journal-article","created":{"date-parts":[[2012,1,17]],"date-time":"2012-01-17T20:36:16Z","timestamp":1326832576000},"page":"173-177","source":"Crossref","is-referenced-by-count":7,"title":["Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip"],"prefix":"10.1109","volume":"21","author":[{"given":"Phi-Hung","family":"Pham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090727"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1268399"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/71.382317"},{"key":"ref13","author":"bene","year":"1965","journal-title":"Mathematical Theory of Connecting Networks and Telephone Traffic"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1145\/1391469.1391582","article-title":"binary de bruijn on-chip network for a flexible multiprocessor ldpc decoder","author":"moussa","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364668"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999949"},{"key":"ref7","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280748"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096520"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6387661\/06133316.pdf?arnumber=6133316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:28Z","timestamp":1633909948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6133316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2011.2181545","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}