{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:50:41Z","timestamp":1761663041448},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tvlsi.2012.2183904","type":"journal-article","created":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T22:01:31Z","timestamp":1328133691000},"page":"354-366","source":"Crossref","is-referenced-by-count":9,"title":["Modeling and Analysis of Power Distribution Networks in 3-D ICs"],"prefix":"10.1109","volume":"21","author":[{"given":"Xiang","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James F.","family":"Buckwalter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"624","article-title":"Worst-case noise prediction with non-zero current transition times for early power distribution system verification","author":"du","year":"2010","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135432"},{"key":"ref12","first-page":"91","article-title":"Wafer-level assembly of heterogeneous technologies","author":"lu","year":"2003","journal-title":"Proc Int Conf Semicond Manuf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.808683"},{"key":"ref14","article-title":"Q3D extractor","author":"mezhiba","year":"2011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2008.4675876"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810358"},{"key":"ref19","author":"shayan","year":"2011","journal-title":"HFSS simulator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2185047"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146964"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784476"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2008.4675863"},{"key":"ref8","first-page":"184","article-title":"Fast vectorless power grid verification using an approximate inverse technique","author":"ghani","year":"2009","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218834"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/LPE.2000.155274","article-title":"model and analysis for combined package and on-chip power grid simulation","author":"panda","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572483"},{"key":"ref1","first-page":"46","article-title":"Measurement, analysis and improvement of supply noise in 3D ICs","author":"jain","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref20","author":"shayan","year":"2011","journal-title":"Sigrity XcitePI"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751433"},{"key":"ref21","author":"shayan","year":"2011","journal-title":"Apache Redhawk"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387176"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642543"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419907"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055152"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6414677\/06144046.pdf?arnumber=6144046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:13Z","timestamp":1638219373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6144046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2183904","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}