{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:39Z","timestamp":1759146399011},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tvlsi.2012.2184310","type":"journal-article","created":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T22:04:44Z","timestamp":1328133884000},"page":"380-384","source":"Crossref","is-referenced-by-count":1,"title":["Low Complexity Out-of-Order Issue Logic Using Static Circuits"],"prefix":"10.1109","volume":"21","author":[{"given":"Siddhesh S.","family":"Mhambrey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satendra K.","family":"Maurya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence T.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785570"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.962282"},{"key":"ref4","first-page":"412","article-title":"A 5 GHz 32b integer-execution core in 130 nm dual-VT CMOS","author":"vangal","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0167"},{"key":"ref6","first-page":"204","article-title":"Select-free instruction scheduling logic","author":"brown","year":"2001","journal-title":"Proc 34th Annu Int Symp Microarch"},{"key":"ref5","author":"johnson","year":"1990","journal-title":"Superscalar Microprocessor Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/ASIC.2002.1158026","article-title":"An oldest-first selection logic implementation for non-compacting issue queues","author":"buyuktosunoglu","year":"2002","journal-title":"Proc ASIC\/SOC Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref1","author":"hennessey","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6414677\/06144734.pdf?arnumber=6144734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:13Z","timestamp":1638219373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6144734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2184310","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}