{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:06:53Z","timestamp":1771700813661,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tvlsi.2012.2186989","type":"journal-article","created":{"date-parts":[[2012,3,8]],"date-time":"2012-03-08T19:12:43Z","timestamp":1331233963000},"page":"259-269","source":"Crossref","is-referenced-by-count":11,"title":["A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering"],"prefix":"10.1109","volume":"21","author":[{"given":"Ransford","family":"Hyman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Bingel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deanne Tran","family":"Vo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"mohanty","year":"2008","journal-title":"Low Power High Level Synthesis for Nanoscale CMOS Circuits"},{"key":"ref32","first-page":"103","article-title":"High level synthesis for peak power minimization using ILP","author":"shiue","year":"2000","journal-title":"Proc IEEE Int Conf Appl Specific Syst Arch Processors"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764864"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.849131"},{"key":"ref34","year":"2004","journal-title":"Leon 3 Processor"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159768"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2581"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/253052.253054"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183175"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224084"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.988725"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016876"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.908436"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183190"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547520"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968703"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.500201"},{"key":"ref6","first-page":"376","article-title":"Skew aware polarity assignment in clock tree","author":"chen","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827568"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118366"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2009.9.1.029"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.970420"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569827"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371967"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812612"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"key":"ref24","first-page":"279","article-title":"ILP based scheme for low power scheduling and resource binding","author":"shiue","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1995.510312"},{"key":"ref26","article-title":"Low power VLSI design : peak power minimization using novel scheduling algorithm based on an ILP model","author":"shiue","year":"2002","journal-title":"Proc 10th NASA Symp VLSI Design"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/MWSCAS.2000.951649","article-title":"A novel scheduler for low power real time systems","author":"shiue","year":"2000","journal-title":"Proc 43rd IEEE Midw Symp Circuits Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6414677\/06166350.pdf?arnumber=6166350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:13Z","timestamp":1638219373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6166350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2186989","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}