{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T13:03:51Z","timestamp":1770987831002,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tvlsi.2012.2187081","type":"journal-article","created":{"date-parts":[[2012,3,23]],"date-time":"2012-03-23T12:33:14Z","timestamp":1332505994000},"page":"306-319","source":"Crossref","is-referenced-by-count":60,"title":["A Study of Tapered 3-D TSVs for Power and Thermal Integrity"],"prefix":"10.1109","volume":"21","author":[{"given":"Aida","family":"Todri","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233666"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2009.5250320"},{"key":"ref12","year":"2011","journal-title":"CEA-LETI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645716"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1611263"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101771"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2009.5089840"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(01)00185-X"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413151"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2008.4675863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref7","first-page":"1","article-title":"Analytical heat transfer model for thermal through-silicon vias","author":"xu","year":"2011","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","first-page":"1","article-title":"Electrical-therma l co-analysis for power delivery networks in 3D systems integration","author":"xie","year":"2009","journal-title":"Proc IEEE Int Conf 3D Syst Integr"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877252"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref22","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012655"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784530"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","article-title":"electromigration failure modes in aluminum metallization for semiconductor devices","volume":"57","author":"black","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"ref25","author":"johnson","year":"1992","journal-title":"Electric Circuit Analysis"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6414677\/06172637.pdf?arnumber=6172637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:13Z","timestamp":1638219373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6172637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2187081","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}