{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:15Z","timestamp":1759146675753},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tvlsi.2012.2187223","type":"journal-article","created":{"date-parts":[[2012,3,8]],"date-time":"2012-03-08T19:12:43Z","timestamp":1331233963000},"page":"329-341","source":"Crossref","is-referenced-by-count":2,"title":["AC-Plus Scan Methodology for Small Delay Testing and Characterization"],"prefix":"10.1109","volume":"21","author":[{"given":"Tsung-Yeh","family":"Li","sequence":"first","affiliation":[]},{"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Hsuan-Jung","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Chao-Wen","family":"Tzeng","sequence":"additional","affiliation":[]},{"given":"Chih-Tsun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jing-Jia","family":"Liou","sequence":"additional","affiliation":[]},{"given":"Hsi-Pin","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Po-Chiun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jenn-Chyou","family":"Bor","sequence":"additional","affiliation":[]},{"given":"Ching-Cheng","family":"Tien","sequence":"additional","affiliation":[]},{"given":"Chih-Hu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008266305694"},{"key":"ref33","year":"2008","journal-title":"CIC Referenced Flow for Cell-based IC Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"ref31","first-page":"665","article-title":"The crazy mixed up world of silicon debug","author":"josephson","year":"2004","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"ref37","first-page":"96","article-title":"Delay testing with double observations","author":"li","year":"1998","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref36","year":"2007","journal-title":"User manuals for SYNOPSYS toolset version 2007 06"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158095"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.38"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012652"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299224"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.33"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270830"},{"key":"ref16","first-page":"1","article-title":"A study of outliner analysis techniques for delay testing","author":"wu","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref17","first-page":"1","article-title":"Minimizing outliner delay test cost in the presence of systematic variability","author":"drmanac","year":"2009","journal-title":"Proc Int Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232251"},{"key":"ref19","first-page":"1","article-title":"Failing frequency signature analysis","author":"lee","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.40"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref5","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc Int Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.32"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.86"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583991"},{"key":"ref24","first-page":"1","article-title":"The design-for-testability features of a general purpose microprocessor","author":"wang","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref23","article-title":"Easily implement PLL clock switching for at-speed test","author":"press","year":"2006","journal-title":"Chip Design Mag"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258155"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/ATS.2007.61","article-title":"An on-chip test clock control scheme for multi-clock at-speed testing","author":"fan","year":"2007","journal-title":"Proc Asian Test Symp"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6414677\/06166352.pdf?arnumber=6166352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,2]],"date-time":"2022-01-02T05:08:04Z","timestamp":1641100084000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6166352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":38,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2187223","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}