{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T13:28:53Z","timestamp":1770038933948,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tvlsi.2012.2187689","type":"journal-article","created":{"date-parts":[[2012,3,19]],"date-time":"2012-03-19T20:33:29Z","timestamp":1332189209000},"page":"413-423","source":"Crossref","is-referenced-by-count":14,"title":["Power-Up Sequence Control for MTCMOS Designs"],"prefix":"10.1109","volume":"21","author":[{"given":"Shi-Hao","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youn-Long","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"779","article-title":"An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon","author":"chen","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1145\/1391469.1391716","article-title":"Power gating scheduling for power\/ground noise reduction","author":"hailin jiang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref12","first-page":"169","article-title":"Simultaneous control of power\/ground current, wakeup time and transistor overhead in power gated circuits","author":"lee","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref13","first-page":"225","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual for System on Chip Design"},{"key":"ref14","first-page":"491","year":"2011","journal-title":"Encounter digital implementation system user guide"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687408"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357991"},{"key":"ref17","year":"2007","journal-title":"TSMC reference flow 7 0"},{"key":"ref18","year":"2010","journal-title":"Redhawk Users' Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref4","first-page":"742","article-title":"Experiences of low power design implementation and verification","author":"chen","year":"2008","journal-title":"Proc ASP-DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012673"},{"key":"ref6","first-page":"741","article-title":"Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs","author":"hwang","year":"2006","journal-title":"Proc ISQED"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1145\/277044.277180","article-title":"MTCMOS hierarchical sizing based on mutual exclusive discharge patterns","author":"kao","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121057"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597182"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775879"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/ASIC.1993.410836","article-title":"1 V high-speed digital circuit technology with 0.5 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m multi-threshold CMOS","author":"mutoh","year":"1993","journal-title":"Proc 5th Annu IEEE Int Conf ASIC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.116"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2041505"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010324"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010151"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6466554\/06170911.pdf?arnumber=6170911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:13Z","timestamp":1638219373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6170911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":22,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2187689","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}