{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:00:41Z","timestamp":1773406841439,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tvlsi.2012.2188917","type":"journal-article","created":{"date-parts":[[2012,3,19]],"date-time":"2012-03-19T20:33:29Z","timestamp":1332189209000},"page":"498-511","source":"Crossref","is-referenced-by-count":21,"title":["Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool"],"prefix":"10.1109","volume":"21","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[]},{"given":"Cristiano","family":"Lazzari","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"1","article-title":"Efficient bit-serial constant multiplication for FPGAs","author":"dittmann","year":"2003","journal-title":"Proc NASA Symp VLSI Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/31.75394"},{"key":"ref31","first-page":"1225","article-title":"Performance tradeoffs in digit-serial DSP systems","author":"suzuki","year":"1998","journal-title":"Proc Asilomar Conf Signals Syst Comput"},{"key":"ref30","first-page":"2164","article-title":"Low-power digit-serial multipliers","author":"chang","year":"1997","journal-title":"Proc ISCAS"},{"key":"ref34","year":"2012","journal-title":"Solving Constraint Integer Programs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2327-7"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1145\/1278480.1278588","article-title":"optimization of area in digital fir filters using gate-level metrics","author":"aksoy","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938171"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973023"},{"key":"ref17","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2004.1346807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1973.1162525"},{"key":"ref27","first-page":"11\/1","article-title":"multiplication by an integer using minimum adders","author":"dempster","year":"1994","journal-title":"IEE Colloquium on Mathematical Aspects of Digital Signal Processing (Digest No 1994\/034)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"ref6","author":"ercegovac","year":"2003","journal-title":"Digital Arithmetic"},{"key":"ref29","first-page":"1001","article-title":"Multiple constant multiplication for digit-serial implementation of low power FIR filters","volume":"5","author":"johansson","year":"2006","journal-title":"WSEAS Trans Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.863621"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378564"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"key":"ref20","author":"barth","year":"1995","journal-title":"A Davis-Putnam based enumeration algorithm for linear pseudo-Boolean optimization"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1984.1164433"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/31.55029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046461"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560032"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483924"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6466554\/06170917.pdf?arnumber=6170917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:14Z","timestamp":1638219374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6170917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":34,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2188917","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}