{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:51:07Z","timestamp":1761663067810},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tvlsi.2012.2189423","type":"journal-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T18:15:14Z","timestamp":1331662514000},"page":"554-565","source":"Crossref","is-referenced-by-count":20,"title":["Constant Delay Logic Style"],"prefix":"10.1109","volume":"21","author":[{"given":"Pierce","family":"Chuang","sequence":"first","affiliation":[]},{"given":"David","family":"Li","sequence":"additional","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"ref11","first-page":"353","article-title":"A 9 GHz 65 nm intel pentium 4 processor integer execution core","author":"wijeratne","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers ISSCC"},{"key":"ref12","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112444"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878293"},{"key":"ref15","first-page":"1745","article-title":"A 64 b adder using self-calibrating differential output prediction logic","author":"chong","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"709","article-title":"Low power arithmetic circuit in feedthrough dyanmic CMOS logic","author":"navarro-botello","year":"2006","journal-title":"Proc IEEE Int Midw Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.891759"},{"key":"ref18","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.1986.6311821"},{"key":"ref6","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"},{"key":"ref7","author":"bernstein","year":"1998","journal-title":"High Speed CMOS Design Styles"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015063"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118443"},{"key":"ref21","first-page":"334","article-title":"5 GHz 32b integer-execution core in 130 nm dual-VT CMOS","author":"vangal","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","first-page":"1","article-title":"CMOS full-adders for energy-efficient arithmetic applications","volume":"19","author":"aguirre-hernandez","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6466554\/06168860.pdf?arnumber=6168860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:14Z","timestamp":1638219374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6168860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2189423","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}