{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,18]],"date-time":"2024-07-18T01:37:08Z","timestamp":1721266628121},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tvlsi.2012.2190149","type":"journal-article","created":{"date-parts":[[2012,3,23]],"date-time":"2012-03-23T12:33:14Z","timestamp":1332505994000},"page":"593-596","source":"Crossref","is-referenced-by-count":15,"title":["Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control"],"prefix":"10.1109","volume":"21","author":[{"family":"Xiwen Zhang","sequence":"first","affiliation":[]},{"family":"Hoi Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811991"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.855732"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.859515"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008832"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.663564"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.701227"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.804544"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5015-0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6466554\/06172688.pdf?arnumber=6172688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:14Z","timestamp":1638219374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6172688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2190149","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}