{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:16Z","timestamp":1780675396146,"version":"3.54.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tvlsi.2012.2190535","type":"journal-article","created":{"date-parts":[[2012,4,12]],"date-time":"2012-04-12T21:02:25Z","timestamp":1334264545000},"page":"624-635","source":"Crossref","is-referenced-by-count":56,"title":["Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops"],"prefix":"10.1109","volume":"21","author":[{"given":"Ya-Ting","family":"Shyu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jai-Ming","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Po","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng-Wu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying-Zu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623825"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016875"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/362342.362367"},{"key":"ref7","year":"0","journal-title":"Faraday Technology Corporation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810370"},{"key":"ref9","year":"0","journal-title":"CAD Contest of Taiwan"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6481519\/06178020.pdf?arnumber=6178020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:14Z","timestamp":1638219374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6178020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2190535","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}