{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T11:32:39Z","timestamp":1673695959109},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tvlsi.2012.2193909","type":"journal-article","created":{"date-parts":[[2013,3,18]],"date-time":"2013-03-18T19:09:48Z","timestamp":1363633788000},"page":"706-719","source":"Crossref","is-referenced-by-count":12,"title":["Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems"],"prefix":"10.1109","volume":"21","author":[{"given":"Liang","family":"Shi","sequence":"first","affiliation":[]},{"given":"Jianhua","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000517"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref36","first-page":"601","article-title":"An adaptive two-level management for the flash translation layer in embedded systems","author":"wu","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755912"},{"key":"ref34","first-page":"1","article-title":"An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems","author":"wang","year":"2011","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref10","first-page":"1","article-title":"BPLRU: A buffer management scheme for improving random writes in flash storage","author":"kim","year":"2008","journal-title":"Proc USENIX Conf File and Storage Technologies"},{"key":"ref11","first-page":"234","article-title":"CFLRU: A replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proc Int Conf Compil Arch Synth Embed Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2038642.2038694"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.224"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637611"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629416"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534544"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637609"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/356770.356776"},{"key":"ref4","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"2008","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1111609.1111610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722171"},{"key":"ref29","year":"2006","journal-title":"Ik9f8g08uxm 1g 8 bit NAND Flash Memory Data Sheet"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137393"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2011.09.001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450144"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649669"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4694174"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1565694.1565698"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5277999"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.22"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989326"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6481519\/06193235.pdf?arnumber=6193235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:14Z","timestamp":1638219374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6193235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2193909","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}