{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:54Z","timestamp":1759146834899},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tvlsi.2012.2197427","type":"journal-article","created":{"date-parts":[[2012,6,6]],"date-time":"2012-06-06T18:06:17Z","timestamp":1339005977000},"page":"958-970","source":"Crossref","is-referenced-by-count":8,"title":["Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation"],"prefix":"10.1109","volume":"21","author":[{"given":"Aida","family":"Todri","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/ICCAD.2000.896521","article-title":"Path selection and pattern generation for dynamic timing analysis considering power supply noise effects","author":"liou","year":"2000","journal-title":"Proc IEEE Int Conf Comput Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.45"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.77"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.913759"},{"key":"ref15","first-page":"220","article-title":"Design and validation of Pentium III and Pentium 4 processors power delivery","author":"rhal-arabi","year":"2002","journal-title":"Symp VLSI Circuit Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146964"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/318013.318016"},{"key":"ref19","author":"even","year":"1979","journal-title":"Graph Algorithms"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378489"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012742"},{"key":"ref6","first-page":"652","article-title":"Worst-case circuit delay taking into account power supply variations","author":"kouroussis","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref5","first-page":"184","article-title":"Vectorless analysis of supply noise induced delay variation","author":"pant","year":"2003","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref8","first-page":"1","article-title":"Timing analysis in presence of power supply noise and ground voltage variations","author":"ahmadi","year":"2003","journal-title":"Proc EEE Int Conf Comput -Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560095"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783078"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419786"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref20","year":"2009","journal-title":"ModelSim"},{"key":"ref22","author":"boylestad","year":"2000","journal-title":"Introduction to Circuit Analysis"},{"key":"ref21","year":"2009","journal-title":"ISE Simulator"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599447"},{"key":"ref23","year":"2012","journal-title":"Golden Timing Signoff Solution and Environment"},{"key":"ref26","year":"1999","journal-title":"ITC'99 Benchmarks"},{"key":"ref25","year":"2007","journal-title":"Automatic Test Pattern Generation"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6502671\/06213192.pdf?arnumber=6213192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6213192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2197427","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}