{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:32Z","timestamp":1761647972839},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tvlsi.2012.2198502","type":"journal-article","created":{"date-parts":[[2012,6,6]],"date-time":"2012-06-06T18:06:17Z","timestamp":1339005977000},"page":"901-909","source":"Crossref","is-referenced-by-count":40,"title":["Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed"],"prefix":"10.1109","volume":"21","author":[{"given":"Sujoy Sinha","family":"Roy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chester","family":"Rebeiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.08.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306223194"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000728"},{"key":"ref13","first-page":"1","article-title":"Efficient FPGA implementations of point multiplication on binary edwards and generalized Hessian curves using Gaussian normal basis","volume":"pp","author":"azarderakhsh","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","first-page":"144","article-title":"A parallel architecture for fast computation of elliptic curve scalar multiplication over <formula formulatype=\"inline\"><tex Notation=\"TeX\">$GF(2^{\\rm m})$<\/tex> <\/formula>","author":"saqib","year":"2004","journal-title":"Proc 18th Int Parallel Distrib Process Symp"},{"key":"ref15","first-page":"2771","article-title":"A microcoded elliptic curve processor for <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$GF(2^{\\rm m})$<\/tex><\/formula> using FPGA technology","volume":"4","author":"pu","year":"2006","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref16","year":"2005","journal-title":"Using block RAM in spartan-3 generation FPGAs"},{"key":"ref17","first-page":"415","article-title":"Superscalar coprocessor for high-speed curve-based cryptography","author":"sakiyama","year":"2006","journal-title":"Proc Int Workshop Cryptographic Hardw Embedded Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912228"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286701"},{"key":"ref4","author":"hankerson","year":"2003","journal-title":"Guide to Elliptic Curve Cryptography"},{"key":"ref27","first-page":"157","article-title":"Reconfigurable implementation of elliptic curve crypto algorithms","author":"bednara","year":"2002","journal-title":"Proc Int Symp Parallel Distrib Process"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1007\/3-540-48892-8_16","article-title":"Improved algorithms for elliptic curve arithmetic in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$GF(2^{\\rm n})$<\/tex><\/formula>","author":"lpez","year":"1999","journal-title":"Proc Sel Areas Cryptography"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1007\/3-540-48059-5_27","article-title":"Fast multiplication on elliptic curves over <formula formulatype=\"inline\"><tex Notation=\"TeX\">$GF(2^{\\rm m})$<\/tex> <\/formula> without precomputation","author":"lpez","year":"1999","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.863044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008013818413"},{"key":"ref7","first-page":"41","article-title":"A high performance reconfigurable elliptic curve processor for <formula formulatype=\"inline\"><tex Notation=\"TeX\">$GF(2^{\\rm m})$<\/tex><\/formula>","author":"orlando","year":"2000","journal-title":"Proc 1st Int Workshop Cryptographic Hardware and Embedded Systems"},{"key":"ref2","first-page":"1","article-title":"Theoretical modeling of the Itoh-Tsujii inversion algorithm for enhanced performance on <formula formulatype=\"inline\"><tex Notation=\"TeX\">$k{\\hbox{--}}{\\rm LUT}$<\/tex><\/formula> based FPGAs","author":"roy","year":"2011","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref9","first-page":"349","article-title":"An end-to-end systems approach to elliptic curve cryptography","author":"gura","year":"2003","journal-title":"Proc 1st Int Workshop Cryptographic Hardware and Embedded Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015052"},{"key":"ref20","author":"mastrovito","year":"1991","journal-title":"VLSI architectures for computations in Galois fields"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.65"},{"key":"ref21","first-page":"376","article-title":"High speed compact elliptic curve cryptoprocessor for FPGA platforms","author":"rebeiro","year":"2008","journal-title":"Proc 9th Int Conf Cryptol India Progress Cryptol"},{"key":"ref24","author":"rodrguez-henrquez","year":"2006","journal-title":"Cryptographic Algorithms on Reconfigurable Hardware (Signals and Communication Technology)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020088"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/978-3-642-05445-7_21","volume":"5867","author":"jrvinen","year":"2009","journal-title":"Selected Areas in Cryptography"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051343"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6502671\/06213145.pdf?arnumber=6213145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6213145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":28,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2198502","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}