{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:11:57Z","timestamp":1784905917136,"version":"3.55.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tvlsi.2012.2198678","type":"journal-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T18:14:35Z","timestamp":1340129675000},"page":"979-983","source":"Crossref","is-referenced-by-count":47,"title":["Subthreshold Dual Mode Logic"],"prefix":"10.1109","volume":"21","author":[{"given":"Asaf","family":"Kaizerman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sagi","family":"Fisher","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"466","article-title":"A 13.3 ns double-precision floating-point ALU and multiplier","author":"yamada","year":"1995","journal-title":"Proc IEEE Int Conf Comput Design VLSI Comput Process"},{"key":"ref11","author":"razak","year":"2008","journal-title":"High Performance ASIC Design Using Synthesizable Domino Logic in an ASIC Flow"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref13","first-page":"146","article-title":"An ultralow-energy\/frame multi-standard JPEG co-processor in 65 nm CMOS with sub\/near-threshold power supply","author":"pu","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911352"},{"key":"ref8","first-page":"260","author":"pensey","year":"1972","journal-title":"MOS Integrated Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705356"},{"key":"ref2","first-page":"294","article-title":"Analysis and minimization of practical energy in 45 nm subthreshold logic circuits","author":"bol","year":"2008","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902662"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6502671\/06220906.pdf?arnumber=6220906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6220906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2198678","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}