{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:25:06Z","timestamp":1757543106954},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tvlsi.2012.2199142","type":"journal-article","created":{"date-parts":[[2012,6,6]],"date-time":"2012-06-06T18:06:17Z","timestamp":1339005977000},"page":"670-679","source":"Crossref","is-referenced-by-count":8,"title":["Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems"],"prefix":"10.1109","volume":"21","author":[{"given":"Koushik","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.392"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687459"},{"key":"ref17","first-page":"97","article-title":"Device\/circuit interactions at 22 nm technology node","author":"roy","year":"2009","journal-title":"Proc ACM\/IEEE 41st Design Autom Conf"},{"key":"ref18","first-page":"107","article-title":"PaRS: Fast and near-optimal grid-based cell sizing for library-based design","author":"wu","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref19","first-page":"326","article-title":"TILOS: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.2"},{"key":"ref3","first-page":"110","article-title":"Voltage-frequency island partitioning for GALS-based networks-on-chip","author":"ogras","year":"2007","journal-title":"Proc ACM\/IEEE 41st Design Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref29","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/1629911.1629940","article-title":"design perspectives on 22nm cmos and beyond","author":"borkar","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844295"},{"key":"ref2","first-page":"82","article-title":"A third generation 65 nm 16-core 32-thread plus 32-scout-thread CMT SPARC processor","author":"tremblay","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594283"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.335010"},{"key":"ref24","year":"2004","journal-title":"UMC Free Library"},{"key":"ref23","year":"2005","journal-title":"OpenSPARC World's First Free 64-bit Microprocessors"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6481519\/06213146.pdf?arnumber=6213146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6213146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":31,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2199142","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}