{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:44:08Z","timestamp":1776955448999,"version":"3.51.4"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tvlsi.2012.2201760","type":"journal-article","created":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T14:03:49Z","timestamp":1344953029000},"page":"862-874","source":"Crossref","is-referenced-by-count":73,"title":["Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout"],"prefix":"10.1109","volume":"21","author":[{"given":"Dae Hyun","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Krit","family":"Athikulwongse","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref12","first-page":"626","article-title":"Placement of 3D ICs with thermal and interlayer via considerations","author":"goplen","year":"2007","journal-title":"Proc ACM Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1145\/1687399.1687524","article-title":"A study of through-silicon-via impact on the 3D stacked IC layout","author":"kim","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"ref18","author":"karypis","year":"0","journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3"},{"key":"ref19","year":"2005","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"ref27","year":"0","journal-title":"SoC Encounter"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629928"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278623"},{"key":"ref29","first-page":"1225","article-title":"Via assignment algorithm for hierarchical 3-D placement","author":"yan","year":"2005","journal-title":"Proc IEEE Int Conf Commun Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796734"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"ref9","first-page":"35","article-title":"Investigation on TSV impact on 65 nm CMOS devices and circuits","author":"chaabouni","year":"2010","journal-title":"Proc IEEE IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2000.854301"},{"key":"ref20","year":"0","journal-title":"FreePDK45"},{"key":"ref22","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Design Autom Test Eur"},{"key":"ref21","year":"0","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138665"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823353"},{"key":"ref25","year":"0","journal-title":"FaStack"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6502671\/06268361.pdf?arnumber=6268361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:32:56Z","timestamp":1753813976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6268361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2201760","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}