{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:59:37Z","timestamp":1765040377451},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tvlsi.2012.2202295","type":"journal-article","created":{"date-parts":[[2012,7,10]],"date-time":"2012-07-10T20:58:17Z","timestamp":1341953897000},"page":"875-886","source":"Crossref","is-referenced-by-count":19,"title":["Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping"],"prefix":"10.1109","volume":"21","author":[{"given":"Shen-Fu","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hou-Jen","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Ling","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Liang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Hung","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Sheng","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.295858"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.18"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70847"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.124"},{"key":"ref16","first-page":"92","article-title":"Hierarchical segementation schemes for function evaluations","author":"lee","year":"2003","journal-title":"Proc IEEE Int Conf Field-Program Technol"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1007\/978-3-540-45234-8_77","article-title":"Non-uniform segmentation for hardware function evaluation","author":"lee","year":"2003","journal-title":"Proc Field-Program Logic Appl"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003165"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.67"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009984523264"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261833"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.52"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.37"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.795125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010150"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.12"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.54"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118394"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.12.2752"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1033"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537607"},{"key":"ref23","first-page":"468","article-title":"An automatic hardware generator for special arithmetic functions using various ROM-based approximation approaches","author":"hsiao","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6502671\/06236209.pdf?arnumber=6236209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6236209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2202295","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}