{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T10:32:58Z","timestamp":1753180378085},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tvlsi.2012.2202409","type":"journal-article","created":{"date-parts":[[2012,6,29]],"date-time":"2012-06-29T18:02:29Z","timestamp":1340992949000},"page":"1103-1115","source":"Crossref","is-referenced-by-count":33,"title":["Scalable Signal Selection for Post-Silicon Debug"],"prefix":"10.1109","volume":"21","author":[{"given":"Eddie","family":"Hung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2012","journal-title":"Certus ASIC Multi-FPGA Prototyping Debug Suite"},{"key":"ref32","year":"2010","journal-title":"ChipScope Pro 12 3 Software and Cores User Guide"},{"key":"ref31","year":"2010","journal-title":"Quartus II Handbook Version 10 1 Volume 3 Verification 14 Quick Design Debugging Using SignalProbe"},{"key":"ref30","year":"2010","journal-title":"Quartus II Handbook Version 10 1 Volume 3 Verification 15 Design Debugging Using the SignalTap II Embedded Logic Analyzer"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723140"},{"key":"ref34","year":"2010","journal-title":"Identify Simulator-Like Visibility Into Hardware Debug"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770739"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450506"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref15","first-page":"1","article-title":"Post-silicon debug of complex multi clock and power domain SoCs","author":"quinton","year":"2010","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568553"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.552079"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1007\/3-540-61474-5_95","article-title":"VIS: A system for verification and synthesis","volume":"1102","author":"brayton","year":"1996","journal-title":"Proc 8th Int Conf Comput Aided Verificat"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.socnet.2004.11.008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref27","year":"2009","journal-title":"OpenSPARC T1 Processor Design and Verification User's Guide"},{"key":"ref3","first-page":"648","article-title":"Re-using DFT logic for functional and silicon debugging test","author":"gu","year":"2002","journal-title":"Proc Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref29","year":"2011","journal-title":"Xilinx Ships World's Highest Capacity FPGA and Shatters Industry Record for Number of Transistors by 2X"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810714"},{"key":"ref1","first-page":"414","article-title":"Replacing testing with formal verification in Intel(R) Core(TM) i7 processor execution engine validation","author":"kaivola","year":"2009","journal-title":"Proc 21st Int Conf Comput Aid Verificat"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/wics.101"},{"key":"ref22","first-page":"11","article-title":"Exploring network structure, dynamics, and function using networkX","author":"hagberg","year":"2008","journal-title":"Proc Python in Science Conf"},{"key":"ref21","author":"page","year":"1999","journal-title":"The PageRank Citation Ranking Bringing Order to the Web"},{"key":"ref24","year":"2008","journal-title":"Benchmark Designs for the Quartus University Interface Program (QUIP) Version 1 1"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/S0378-8733(01)00038-7"},{"key":"ref26","year":"2011","journal-title":"The #1 Community within Open Source Hardware IP-Cores"},{"key":"ref25","year":"2011","journal-title":"GRLIB IP Core User's Manual"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6517540\/06228550.pdf?arnumber=6228550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6228550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2202409","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}