{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:35Z","timestamp":1747868735732},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tvlsi.2012.2202930","type":"journal-article","created":{"date-parts":[[2012,6,29]],"date-time":"2012-06-29T18:02:29Z","timestamp":1340992949000},"page":"989-999","source":"Crossref","is-referenced-by-count":34,"title":["Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms"],"prefix":"10.1109","volume":"21","author":[{"given":"Paul N.","family":"Whatmough","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shidhartha","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David M.","family":"Bull","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Izzat","family":"Darwazeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821775"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806989"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393951"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009135"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025279"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2022197"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024946"},{"key":"ref19","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref28","author":"gonzalez","year":"2002","journal-title":"Digital Image Processing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909336"},{"key":"ref3","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391694"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063610"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref20","author":"zimmermann","year":"1998","journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis"},{"key":"ref22","author":"oppenheim","year":"2009","journal-title":"Discrete-Time Signal Processing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223784"},{"key":"ref23","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/78.157218"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6517540\/06228551.pdf?arnumber=6228551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6228551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2202930","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}