{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:14:13Z","timestamp":1761110053839},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tvlsi.2012.2202931","type":"journal-article","created":{"date-parts":[[2012,8,9]],"date-time":"2012-08-09T18:12:09Z","timestamp":1344535929000},"page":"1013-1026","source":"Crossref","is-referenced-by-count":4,"title":["MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache"],"prefix":"10.1109","volume":"21","author":[{"given":"Younggeun","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kangmin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566477"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref32","year":"2008","journal-title":"Opensparc T2 System-on-chip (SoC) Microarchitecture Specification"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993806"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref36","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proc Int Symp Microarch"},{"key":"ref35","year":"2007","journal-title":"AMBA Level 2 Cache Controller (L2C-310)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref40","year":"0","journal-title":"CACTI 5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629431"},{"key":"ref16","first-page":"307","article-title":"Enabling ultralow voltage system operation by tolerating on-chip cache failures","author":"ansari","year":"2009","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090795"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref3","first-page":"106","article-title":"An <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times 86\\hbox{-}64$<\/tex> <\/formula> core implemented in 32 nm SOI CMOS","author":"jotwani","year":"2010","journal-title":"Proc Int Symp Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref29","first-page":"95","article-title":"FFT-Cache: A flexible fault-tolerant cache architecture for ultralow voltage operation","author":"banaiyanmofrad","year":"2011","journal-title":"Proc Int Conf Compilers Arch Synth Embed Syst"},{"key":"ref5","article-title":"Montecito error protection and mitigation","author":"mcnairy","year":"2005","journal-title":"Proc Workshop High Performance Computing Reliability Issues"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"ref2","first-page":"132","article-title":"A 28 nm 0.6 V low-power DSP for mobile applications","author":"gammie","year":"2011","journal-title":"Proc Int Symp Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024940"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079430"},{"key":"ref20","first-page":"116","article-title":"Memory mapped ECC: Low-cost error protection for last level caches","author":"yoo","year":"2009","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref24","first-page":"735","article-title":"An adaptive code rate EDAC scheme for random access memory","author":"chen","year":"2010","journal-title":"Proc Design Autom Test Eur"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763191"},{"key":"ref25","author":"lin","year":"1983","journal-title":"Error Control Coding Fundamentals and Applications"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6517540\/06264107.pdf?arnumber=6264107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:15Z","timestamp":1638219375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6264107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2202931","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}