{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T07:41:17Z","timestamp":1649144477412},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tvlsi.2012.2203834","type":"journal-article","created":{"date-parts":[[2012,7,10]],"date-time":"2012-07-10T20:58:17Z","timestamp":1341953897000},"page":"1175-1179","source":"Crossref","is-referenced-by-count":2,"title":["Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: $V_{\\rm DDmin}$-Aware Dual Supply Voltage Technique"],"prefix":"10.1109","volume":"21","author":[{"given":"Hiroshi","family":"Fuketa","sequence":"first","affiliation":[]},{"given":"Koji","family":"Hirairi","sequence":"additional","affiliation":[]},{"given":"Tadashi","family":"Yasufuku","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Nomura","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"586","article-title":"245% power reduction by post-fabrication dual supply voltage control of 64 voltage domains in <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{{DDmin}}$<\/tex><\/formula> limited ultralow voltage logic circuits","author":"yasufuku","year":"2012","journal-title":"Proc Int Symp Quality Electron Design"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/ISLPED.2011.5993630","article-title":"A 12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage <formula formulatype=\"inline\"><tex Notation=\"TeX\">$({\\rm V}_{{DD}})$<\/tex><\/formula> scaling from 1.2 V to 310 mV enabled by contention-less flip-flops (CLFF) and separated <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{{DD}}$<\/tex><\/formula> between flip-flops and combinational logics","author":"fuketa","year":"2011","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1157","DOI":"10.1109\/JSSC.2005.845979","article-title":"Design techniques for single-low-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{{DD}}$<\/tex><\/formula> CMOS systems","volume":"40","author":"wang","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","first-page":"294","article-title":"A 230 mV-to-500 mV 375 KHz-to-16 MHz 32b RISC Core in 0.18?m CMOS","author":"wang","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","first-page":"260","article-title":"A 300 mV 494 GOPS\/W reconfigurable dual-supply 4-way SIMD vector processing accelerator in 45 nm CMOS","author":"kaul","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"146","article-title":"An ultralow energy\/frame multi-standard JPEG co-processor in 65 nm CMOS with sub\/near-threshold power supply","author":"pu","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref5","first-page":"328","article-title":"A 320 mV-to-1.2 V on-die fine-grained reconfigurable fabric for DSP\/media accelerators in 32 nm CMOS","author":"agarwal","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993598"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"ref2","first-page":"316","article-title":"A 320 mV 56 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 411 GOPS\/Watt ultralow voltage motion estimation accelerator in 65 nm CMOS","author":"kaul","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultralow Power Systems"},{"key":"ref9","first-page":"984","article-title":"A closed-form expression for estimating minimum operating voltage <formula formulatype=\"inline\"><tex Notation=\"TeX\">$({\\rm V}_{{DDmin}})$<\/tex><\/formula> of CMOS logic gates","author":"fuketa","year":"2011","journal-title":"Proc Design Autom Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6517540\/06236208.pdf?arnumber=6236208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6236208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":15,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2203834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}