{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:50:02Z","timestamp":1767340202366},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tvlsi.2012.2204909","type":"journal-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T18:05:21Z","timestamp":1343757921000},"page":"1053-1066","source":"Crossref","is-referenced-by-count":92,"title":["Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router"],"prefix":"10.1109","volume":"21","author":[{"given":"Chaochao","family":"Feng","sequence":"first","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","author":"piedra","year":"1994","journal-title":"Parallel 1-D FFT implementation with DSPs"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.885589"},{"key":"ref32","first-page":"39","article-title":"Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller","author":"chen","year":"2010","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2012010"},{"key":"ref37","first-page":"50","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref36","first-page":"671","volume":"6","author":"boyan","year":"1994","journal-title":"Advances in Neural Information Processing Systems 6"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2035"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219.ch6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921254"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275281"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784672"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048399"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.41"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.24"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364538"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.95"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2009.30"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341518"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878979"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127977"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref20","first-page":"376","article-title":"An end-to-end reliability protocol to address transient faults in network on chips","author":"ali","year":"2007","journal-title":"Proc Workshop Diag Serv Netw -Chips"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.07.005"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6517540\/06255806.pdf?arnumber=6255806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6255806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":38,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2204909","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}