{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:03:28Z","timestamp":1761581008856},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tvlsi.2012.2206063","type":"journal-article","created":{"date-parts":[[2012,7,25]],"date-time":"2012-07-25T18:04:55Z","timestamp":1343239495000},"page":"1346-1350","source":"Crossref","is-referenced-by-count":7,"title":["Throughput\/Resource-Efficient Reconfigurable Processor for Multimedia Applications"],"prefix":"10.1109","volume":"21","author":[{"given":"Sohan","family":"Purohit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Rahul","family":"Chalamalasetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Vanderbauwhede","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378781"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref2","first-page":"375","article-title":"Programming model and low level language for a coarse grained reconfigurable multimedia processor","author":"vanderbauwhede","year":"2009","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.37"},{"key":"ref9","first-page":"126","article-title":"RaPiD-reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"Proc Int Workshop Field Program Logic Applicat"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6545337\/06248740.pdf?arnumber=6248740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6248740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":9,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2206063","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}