{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:26:56Z","timestamp":1750505216729},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tvlsi.2012.2207748","type":"journal-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T18:05:21Z","timestamp":1343757921000},"page":"1285-1298","source":"Crossref","is-referenced-by-count":29,"title":["BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture"],"prefix":"10.1109","volume":"21","author":[{"given":"Oguzhan","family":"Atak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdullah","family":"Atalar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375678"},{"key":"ref32","first-page":"716","article-title":"A coarse-grained array based baseband processor for 100 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Mb\/s}+$<\/tex><\/formula> software defined radio","author":"bougard","year":"2008","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4417-3_3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref10","author":"ebeling","year":"1996","journal-title":"Field-Programmable Logic Smart Applications New Paradigms and Compilers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume":"2778","author":"mei","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.008"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref17","author":"lanuzza","year":"2009","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"ref18","first-page":"1","article-title":"Programming model and low-level language for a coarse-grained reconfigurable multimedia processor","author":"vanderbauwhede","year":"2009","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/27633.28055"},{"key":"ref28","year":"2009","journal-title":"Synopsys Timing Constraints and Optimization User Guide Version C-2009 06"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1017925603986"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5541009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref29","author":"carmichael","year":"2011","journal-title":"Correcting single-event upsets in Virtex-4 platform FPGA configuration memory"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_17"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006846"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.98"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002428"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"key":"ref22","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0412-x"},{"key":"ref24","year":"2010","journal-title":"TMS320C674x Low Power DSPs"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref26","year":"2000","journal-title":"European Telecommunications Standards Institute Universal Mobile Telecommunications System (UMTS) Multiplexing and Channel Coding (FDD)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6545337\/06255803.pdf?arnumber=6255803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6255803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2207748","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}