{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:00:16Z","timestamp":1776783616573,"version":"3.51.2"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tvlsi.2012.2209688","type":"journal-article","created":{"date-parts":[[2012,8,29]],"date-time":"2012-08-29T18:08:05Z","timestamp":1346263685000},"page":"1201-1209","source":"Crossref","is-referenced-by-count":113,"title":["Design of Testable Reversible Sequential Circuits"],"prefix":"10.1109","volume":"21","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Kotiyal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"swaminathan","year":"1989","journal-title":"Concurrent Error Detection Techniques Using Parity"},{"key":"ref11","first-page":"1","article-title":"A beginning in the reversible logic synthesis of sequential circuits","author":"thapliyal","year":"2005","journal-title":"Proc Int Conf Military Aerosp Program Logic Devices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2022103"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1877745.1877748"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2009.5407143"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669513"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5042-2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.46"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1216396.1216397"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011415529354"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.356375"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2025038"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834169"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.363455"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1990.130161"},{"key":"ref2","author":"murphy","year":"2006","journal-title":"On the Design of Reversible QDCA Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2011.2104352"},{"key":"ref9","author":"kartschoke","year":"1992","journal-title":"Implementation Issues in Conservative Logic Networks"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5120\/596-645"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834177"},{"key":"ref21","author":"thapliyal","year":"2011","journal-title":"Design Synthesis and Test of Reversible Logic Circuits for Emerging Nanotechnologies"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6545337\/06290432.pdf?arnumber=6290432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6290432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2209688","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}