{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:31:38Z","timestamp":1774020698785,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tvlsi.2012.2210256","type":"journal-article","created":{"date-parts":[[2012,8,29]],"date-time":"2012-08-29T18:08:05Z","timestamp":1346263685000},"page":"1350-1354","source":"Crossref","is-referenced-by-count":50,"title":["Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes"],"prefix":"10.1109","volume":"21","author":[{"given":"Yangyang","family":"Pan","sequence":"first","affiliation":[]},{"given":"Guiqiang","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1138041.1138043"},{"key":"ref11","first-page":"970","article-title":"Variability effects on the VT distribution of nanoscale nand Flash memories","author":"spessot","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref12","article-title":"Flash secrets revealed","author":"fitzpatrick","year":"2010","journal-title":"Proc Flash Memory Summit"},{"key":"ref13","author":"bucy","year":"2008","journal-title":"The DiskSim Simulation Environment Version 4 0 Reference Manual"},{"key":"ref14","year":"2011","journal-title":"Open NAND Flash Interface Specification"},{"key":"ref4","first-page":"100","article-title":"Competitive analysis of Flash-memory algorithms","author":"aroya","year":"2006","journal-title":"Proc Ann Eur Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/WWOS.1993.348162"},{"key":"ref8","first-page":"950","article-title":"An effective Flash memory manager for reliable Flash memory space management","volume":"85","author":"kim","year":"2002","journal-title":"IEICE Trans Inform Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(99)00059-X"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref9","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"2008","journal-title":"Proc Usenix Ann Tech Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6545337\/06290431.pdf?arnumber=6290431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6290431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":14,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2210256","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}