{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T19:53:17Z","timestamp":1649101997494},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tvlsi.2012.2210742","type":"journal-article","created":{"date-parts":[[2012,8,28]],"date-time":"2012-08-28T18:20:16Z","timestamp":1346178016000},"page":"1368-1373","source":"Crossref","is-referenced-by-count":4,"title":["ADDLL for Clock-Deskew Buffer in High-Performance SoCs"],"prefix":"10.1109","volume":"21","author":[{"given":"Jung-Hyun","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Hoon","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungho","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5681119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5606351"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425736"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585266"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.859501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898740"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6545337\/06289379.pdf?arnumber=6289379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:16Z","timestamp":1638219376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6289379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":11,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2210742","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}