{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:43Z","timestamp":1759147363317},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tvlsi.2012.2211904","type":"journal-article","created":{"date-parts":[[2012,8,30]],"date-time":"2012-08-30T18:03:01Z","timestamp":1346349781000},"page":"1432-1446","source":"Crossref","is-referenced-by-count":24,"title":["SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects"],"prefix":"10.1109","volume":"21","author":[{"given":"Jacob","family":"Postman","sequence":"first","affiliation":[]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Edmonds","sequence":"additional","affiliation":[]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537665"},{"key":"ref11","first-page":"63","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumar","year":"2007","journal-title":"Proc 25th Int Conf Comput Design"},{"key":"ref12","first-page":"2861","article-title":"A 0.6 pJ\/b 3 Gb\/s\/ch transceiver in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS for 10 mm on-chip interconnects","author":"bae","year":"2008","journal-title":"Proc IEEE Int Symp Circuit Syst"},{"key":"ref13","first-page":"66","article-title":"A 4 Gb\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS","author":"kim","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref16","first-page":"105","article-title":"Power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp"},{"key":"ref17","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"shang","year":"2003","journal-title":"Proc High-Perform Comput Arch"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105418"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810399"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541663"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055384"},{"key":"ref5","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref22","first-page":"1","article-title":"Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip","author":"galles","year":"1996","journal-title":"Proc of High Performance Interconnects"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000078"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6565423\/06291847.pdf?arnumber=6291847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:17Z","timestamp":1638219377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6291847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2211904","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}