{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T02:44:59Z","timestamp":1648694699613},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tvlsi.2012.2212254","type":"journal-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T18:57:55Z","timestamp":1347303475000},"page":"1558-1562","source":"Crossref","is-referenced-by-count":2,"title":["Technique for Efficient Evaluation of SRAM Timing Failure"],"prefix":"10.1109","volume":"21","author":[{"given":"Masood","family":"Qazi","sequence":"first","affiliation":[]},{"given":"Mehul","family":"Tikekar","sequence":"additional","affiliation":[]},{"given":"Lara","family":"Dolecek","sequence":"additional","affiliation":[]},{"given":"Devavrat","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837455"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456940"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185221"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391522"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907999"},{"key":"ref1","first-page":"96","article-title":"Westmere: A family of 32 nm IA processors","author":"kurd","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364475"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6565423\/06298024.pdf?arnumber=6298024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:17Z","timestamp":1638219377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6298024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2212254","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}