{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:21:35Z","timestamp":1648689695650},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tvlsi.2012.2212618","type":"journal-article","created":{"date-parts":[[2012,9,4]],"date-time":"2012-09-04T18:03:35Z","timestamp":1346781815000},"page":"1481-1495","source":"Crossref","is-referenced-by-count":4,"title":["Low Propagation Delay Load-Balanced 4$\\,\\times\\,$4 Switch Fabric IC in 0.13-$\\mu{\\rm m}$ CMOS Technology"],"prefix":"10.1109","volume":"21","author":[{"given":"Ching-Te","family":"Chiu","sequence":"first","affiliation":[]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Wei-Chih","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Jen-Ming","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Shawn S. H.","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Yang-Syu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Fan-Ta","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Min-Sheng","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Yar-Sun","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/TVLSI.2009.2016726","article-title":"A 10-Gb\/s CML I\/O circuit for backplane interconnection in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS technology","volume":"17","author":"kao","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref32","year":"2008","journal-title":"Transmission circuit for use in input\/output interface"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1145\/1016568.1016630","article-title":"A low power 13-Gb\/s 27-1 pseudo random bit sequence generator IC in 120 nm bulk CMOS","author":"wohlmuth","year":"2004","journal-title":"Proc IEEE Symp Integr Circuits Syst Des"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.628739"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref34","year":"2010","journal-title":"Data Center CEE\/DCB Switch Chip Family FM 6000"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1137\/0218069"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.665071"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.988686"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.71"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(01)00427-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.050427"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1659","DOI":"10.1109\/TNET.2008.2010624","article-title":"CR switch: A load-balanced switch with contention and reservation","volume":"17","author":"yu","year":"2009","journal-title":"IEEE Trans Netw"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1077","DOI":"10.1109\/TNET.2009.2037318","article-title":"Feedback-based scheduling for load-balanced two-stage switches","volume":"18","author":"hu","year":"2010","journal-title":"IEEE Trans Netw"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CISS.2006.286434"},{"key":"ref28","year":"2007","journal-title":"XILINX RocketIO? Transceiver User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1347","DOI":"10.1109\/TCOM.1987.1096719","article-title":"Input versus output queueing on a space-division packet switch","volume":"35","author":"karol","year":"1987","journal-title":"IEEE Trans Commun"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1147\/rd.275.0440","article-title":"A DC-balanced, partitioned-block, 8B\/10B transmission code","volume":"27","author":"widmer","year":"1983","journal-title":"IBM J Res Devel"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.780463"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.205650"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832229"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.665102"},{"key":"ref2","author":"mckeown","year":"1995","journal-title":"Scheduling algorithms for input-queued cell switches"},{"key":"ref9","first-page":"1688","article-title":"On the performance of a dual round-robin switch","volume":"3","author":"li","year":"2001","journal-title":"Proc IEEE INFOCOM 20th Ann Joint Conf Comput Commun Soc"},{"key":"ref1","author":"chang","year":"2008","journal-title":"Principles Architectures and Mathematical Theories of High Performance Packet Switches"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2002.1019351"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863978"},{"key":"ref21","first-page":"6","article-title":"Byte-focal: A practical load balanced switch","author":"shen","year":"2005","journal-title":"Proc IEEE High Perform Switch Rout"},{"key":"ref24","first-page":"3086","article-title":"A 28Gb\/s 4<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>4 switch with low jitter SerDes using area-saving RF model in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS technology","author":"hsu","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378623"},{"key":"ref26","year":"2009","journal-title":"Texas Instruments 10 Gigabit (XAUI) Ethernet Transceivers Datasheet"},{"key":"ref25","first-page":"581","article-title":"A 32Gb\/s low propagation delay 4<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>4 switch IC for feedback-based system in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS technology","author":"hsu","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6565423\/06294521.pdf?arnumber=6294521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T04:58:36Z","timestamp":1643345916000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6294521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":36,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2212618","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}