{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:42:51Z","timestamp":1775608971279,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tvlsi.2012.2213103","type":"journal-article","created":{"date-parts":[[2013,1,23]],"date-time":"2013-01-23T19:35:58Z","timestamp":1358969758000},"page":"1632-1643","source":"Crossref","is-referenced-by-count":54,"title":["Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs)"],"prefix":"10.1109","volume":"21","author":[{"given":"Yoonmyung","family":"Lee","sequence":"first","affiliation":[]},{"given":"Daeyeon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jin","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Isaac","family":"Lauer","sequence":"additional","affiliation":[]},{"given":"Leland","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Steven J.","family":"Koester","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref31","first-page":"1452","article-title":"Low power and robust 7T dual-Vt SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc Int Symp Circuit Syst"},{"key":"ref30","first-page":"578","article-title":"Improved write margin for 90 nm soi-7T-SRAM by look-ahead dynamic threshold voltage control","author":"iijima","year":"2007","journal-title":"Proc Midwest Symp Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.02.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.886708"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000970"},{"key":"ref13","first-page":"947","article-title":"Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <formula formulatype=\"inline\"><tex Notation=\"TeX\">${&#60;}{\\rm 60}~{\\rm mV}\/{\\rm dec}$<\/tex><\/formula> subthreshold slope","author":"krishnamohan","year":"2008","journal-title":"Proc IEDM Tech Dig"},{"key":"ref14","first-page":"163","article-title":"Impact of SOI, <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Si}_{1-x} {\\rm Ge}_{x}{\\rm OI}$<\/tex><\/formula> and GeOI substrates on cmos compatible tunnel FET performance","author":"mayer","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.48.14276"},{"key":"ref16","first-page":"733","article-title":"Comparison of raised and Schottky source\/drain MOSFETs using a novel tunneling contact model","author":"ieong","year":"1998","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.363052"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083116"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.877276"},{"key":"ref4","first-page":"146","article-title":"An ultralow-energy\/frame multi-standard JPEG co-processor in 65 nm CMOS with sub\/near-threshold power supply","author":"pu","year":"2009","journal-title":"Proc Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref6","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.54"},{"key":"ref5","first-page":"260","article-title":"A 300 mV 494GOPS\/W reconfigurable dual-supply 4-way SIMD vector processing accelerator in 45 nm CMOS","author":"kaul","year":"2009","journal-title":"Proc Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703465"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703372"},{"key":"ref2","first-page":"402","article-title":"A modular 1 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{3}$<\/tex> <\/formula> die-stacked sensing platform with optical communication and multi-modal energy harvesting","author":"lee","year":"2012","journal-title":"Proc Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609519"},{"key":"ref1","first-page":"342","article-title":"A 0.27 V, 30 MHz, 17.7 nJ\/transform 1024-pt complex FFT core with super-pipelining","author":"seok","year":"2011","journal-title":"Proc Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2011934"},{"key":"ref21","author":"sedra","year":"1998","journal-title":"Microelectronic Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref23","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993627"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6574241\/06417263.pdf?arnumber=6417263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:45Z","timestamp":1638219285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6417263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2213103","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}