{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:15:13Z","timestamp":1720224913039},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tvlsi.2012.2217993","type":"journal-article","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T10:44:15Z","timestamp":1349952255000},"page":"1573-1582","source":"Crossref","is-referenced-by-count":16,"title":["Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors"],"prefix":"10.1109","volume":"21","author":[{"given":"Guoqing","family":"Deng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunhong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808507"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.804743"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979453"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.858600"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175807"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.891817"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934196"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269377"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1991.145532"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.40"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848651"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342466"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319953"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693647"},{"key":"ref8","author":"mahapatra","year":"2006","journal-title":"Hybrid CMOS Single- Electron-Transistor Device and Circuit Design"},{"key":"ref7","first-page":"690","article-title":"Performing fast addition and multiplication by transferring single electrons","author":"zhang","year":"2007","journal-title":"Proc 7th IEEE Conf Nanotechnol"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2023954"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.658562"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.39.2321"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1667","DOI":"10.1109\/16.777155","article-title":"Macromodeling of single-electron transistors for efficient circuit simulation","volume":"46","author":"yu","year":"1999","journal-title":"IEEE Trans Electron Devices"},{"key":"ref24","first-page":"552","article-title":"A comparison of Dadda and Wallace multiplier delays","author":"townsend","year":"2003","journal-title":"Proc SPIE Adv Signal Process Algorithms Arch Implement XIII"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.837369"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840876"},{"key":"ref25","first-page":"180","article-title":"Low-power adder design for nano-scale CMOS","volume":"5","author":"talebiyan","year":"2009","journal-title":"Iranian J Electr Electron Eng"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6574241\/06328289.pdf?arnumber=6328289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:45Z","timestamp":1638219285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6328289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2217993","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}