{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:41:48Z","timestamp":1780501308964,"version":"3.54.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tvlsi.2012.2219084","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T20:10:08Z","timestamp":1353528608000},"page":"1769-1782","source":"Crossref","is-referenced-by-count":38,"title":["Enhancing the Efficiency of Energy-Constrained DVFS Designs"],"prefix":"10.1109","volume":"21","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref12","first-page":"32.3.1","article-title":"Advanced channel engineering achieving aggressive reduction of <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm V}_{T}$<\/tex><\/formula> variation for ultralow-power applications","author":"fujita","year":"2011","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref13","year":"2008","journal-title":"Intel Atom Processor z5xx Series"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(95)00015-I"},{"key":"ref15","year":"0","journal-title":"Sun OpenSPARC Project"},{"key":"ref16","first-page":"1","article-title":"FabScalar","author":"choudhary","year":"2009","journal-title":"Proc Workshop Arch Res Prototyp"},{"key":"ref17","year":"0","journal-title":"Cadence LC User's Manual"},{"key":"ref18","year":"0","journal-title":"Synopsys Design Compiler User's Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref6","year":"0","journal-title":"Cadence SOC Encounter User's Manual"},{"key":"ref5","year":"0","journal-title":"Synopsys Power Compiler User's Manual"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref9","first-page":"9","article-title":"Analysis of dynamic voltage scaling for system level energy management","author":"dhiman","year":"2008","journal-title":"Proc USENIX Workshop Power Aware Comput Syst"},{"key":"ref1","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","first-page":"885","article-title":"Methodology from chaos in IC implementation","author":"jeong","year":"2010","journal-title":"Proc Int Symp Quality Electron Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref21","year":"0","journal-title":"Synopsys Prime Time User's Manual"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6594872\/06352933.pdf?arnumber=6352933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:45Z","timestamp":1638219285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6352933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2219084","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}