{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T20:34:06Z","timestamp":1776890046433,"version":"3.51.2"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tvlsi.2012.2220791","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T20:10:08Z","timestamp":1353528608000},"page":"1863-1877","source":"Crossref","is-referenced-by-count":7,"title":["Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs"],"prefix":"10.1109","volume":"21","author":[{"given":"Hyunhee","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820651"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.08.006"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165147"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454138"},{"key":"ref37","year":"2005","journal-title":"calculating memory system power for DDR"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref35","author":"culler","year":"1999","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"ref34","first-page":"34","article-title":"The ALPBench benchmark suite for complex multimedia applications","author":"li","year":"2005","journal-title":"Proc IEEE Int Symp Workload Charact"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364685"},{"key":"ref11","year":"2008","journal-title":"McPAT"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref13","first-page":"132","article-title":"Pipeline gating: Speculation control for energy reduction","author":"manne","year":"1998","journal-title":"Proc Int Conf Comput Arch"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601934"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70756"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134515"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.214"},{"key":"ref27","first-page":"48","article-title":"Dynamic self-invalidation: Reducing coherence overhead in shared-memory multiprocessors","author":"lebeck","year":"1997","journal-title":"Proc Int Conf Comput Arch"},{"key":"ref3","year":"2012","journal-title":"Introducing AMD Turion Neo X2 and AMD Athlon Neo X2 Dual-Core ASB1 (BGA)"},{"key":"ref6","first-page":"176","article-title":"Reliability challenges for 45 nm and beyond","author":"mcpherson","year":"2006","journal-title":"Proc Design Autom Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165146"},{"key":"ref5","author":"cheung","year":"2004","journal-title":"EE143 General Information"},{"key":"ref8","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.28"},{"key":"ref2","year":"2012","journal-title":"Intel Atom Processor"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref1","year":"2012","journal-title":"Cortex-A Series"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"},{"key":"ref22","first-page":"149","article-title":"Power-aware dynamic cache partitioning for CMPs","volume":"3","author":"kotera","year":"2008","journal-title":"Trans High-Perf Embedded Arch Compilers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2007.4447739"},{"key":"ref24","first-page":"357","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"Proc Int Conf Comput Arch"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6594872\/06352931.pdf?arnumber=6352931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T16:18:50Z","timestamp":1714580330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6352931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":38,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2220791","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}