{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:52:40Z","timestamp":1771703560566,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tvlsi.2012.2220792","type":"journal-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T18:02:55Z","timestamp":1351274575000},"page":"1783-1796","source":"Crossref","is-referenced-by-count":9,"title":["Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization"],"prefix":"10.1109","volume":"21","author":[{"given":"Eun Ju","family":"Hwang","sequence":"first","affiliation":[]},{"given":"Wook","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young Hwan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"326","article-title":"TILOS: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref33","first-page":"442","author":"press","year":"2007","journal-title":"Numerical Recipes The Art of Scientific Computing"},{"key":"ref32","author":"chapra","year":"2002","journal-title":"Numerical Methods for Engineers With Software and Programming Applications"},{"key":"ref31","first-page":"125","article-title":"Timing yield slack for statistical optimization","author":"hwang","year":"2011","journal-title":"2nd Asia Symposium on Quality Electronics Design"},{"key":"ref30","first-page":"328","article-title":"Gate replacement techniques for simultaneous leakage and aging optimization","author":"wang","year":"2009","journal-title":"Proc Design Autom Test Eur"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.3745\/JIPS.2011.7.1.093"},{"key":"ref36","year":"2010","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193867"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1278480.1278540","article-title":"fast second-order statistical static timing analysis using parameter dimension reduction","author":"zhuo feng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871529"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref16","first-page":"583","article-title":"An efficient technique for leakage current estimation in sub 65 nm scaled CMOS circuits based on loading effect","author":"rastogi","year":"2007","journal-title":"Proc 20th Int Conf VLSI Design"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/1278480.1278504","article-title":"modeling and estimation of full-chip leakage current considering within-die correlation","author":"heloue","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375132"},{"key":"ref19","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/TCAD.2007.895613","article-title":"Mapping statistical process variations toward circuit performance variability: An analytical modeling approach","volume":"26","author":"cao","year":"2007","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3497"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873885"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.02.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193825"},{"key":"ref22","first-page":"309","article-title":"An efficient algorithm for statistical minimization of total leakage power under timing yield constraints","author":"mani","year":"2005","journal-title":"Proc 42nd Annu Design Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065719"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.281"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884166"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000252"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594809"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6594872\/06341120.pdf?arnumber=6341120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":38,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2220792","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}