{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T23:18:49Z","timestamp":1777936729036,"version":"3.51.4"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tvlsi.2012.2222453","type":"journal-article","created":{"date-parts":[[2012,12,4]],"date-time":"2012-12-04T01:19:03Z","timestamp":1354583943000},"page":"1989-1998","source":"Crossref","is-referenced-by-count":36,"title":["Scalable Digital CMOS Comparator Using a Parallel Prefix Tree"],"prefix":"10.1109","volume":"21","author":[{"given":"Saleh","family":"Abdel-Hafeez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behrooz","family":"Parhami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2010","journal-title":"HSPICE"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/16.848282"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.14"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1071866.1071873"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614904"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/92.974909"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.1003727"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930098"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425682"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/el:20063083"},{"key":"ref10","year":"1999","journal-title":"SN7485 4-bit Magnitude Comparators"},{"key":"ref11","year":"1992","journal-title":"Digital comparator circuit"},{"key":"ref40","year":"2002","journal-title":"0 15 m CMOS ASIC process digests"},{"key":"ref12","year":"1995","journal-title":"Comparator Circuit"},{"key":"ref13","first-page":"263","article-title":"New efficient design of digital comparator","author":"guangjie","year":"1996","journal-title":"Proc IEEE Int Conf Appl Specific Integr Circuits"},{"key":"ref14","year":"2001","journal-title":"Single rail domino logic for four-phase clocking scheme"},{"key":"ref15","author":"ercegovac","year":"2004","journal-title":"Digital Arithmetic"},{"key":"ref16","author":"uyemura","year":"1999","journal-title":"CMOS Logic Circuit Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464531"},{"key":"ref18","first-page":"1168","article-title":"A high-speed magnitude comparator with small transistor count","volume":"3","author":"cheng","year":"2003","journal-title":"Proc IEEE Int Conf Electron Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820531"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010176"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.885998"},{"key":"ref5","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465376"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.273153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICYCS.2008.137"},{"key":"ref9","author":"helms","year":"1989","journal-title":"High Speed (HC\/HCT) CMOS Guide"},{"key":"ref1","volume":"2","author":"liu","year":"1998","journal-title":"High-Performance VLSI Signal Processing Innovative Architectures and Algorithms"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.502.0277"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.816338"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19982348"},{"key":"ref42","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807409"},{"key":"ref41","year":"2010","journal-title":"Cadence Online Documentation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.784118"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/cta.720"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.899856"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6606858\/06373746.pdf?arnumber=6373746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6373746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2222453","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}